Design of High Speed LDPC Encoder Based on DVB-S2 Standard
نویسندگان
چکیده
منابع مشابه
The Research on TDMP Merged Decoding Algorithm of LDPC Codes Based on DVB-S2 Standard
DVB-S2 is the second generation of Digital Video Broadcasting-Satellite and LDPC (Low Density Parity Code) is the key technology in which the decoding plays an important role in determining the performance of DVB-S2 system. According to the research on the characteristics of DVB-S2 standard, this paper reports on the improvement of the Turbo Decoding Message Passing (TDMP) algorithm by adopting...
متن کاملDesign of A High-speed Parallel LDPC Encoder
In this paper, the traditional BP decoding algorithm of LDPC code is investigated in detail. The large computation load is a shortcoming of traditional BP decoding algorithm, and an improved BP decoding algorithm is then proposed to deal with the problem. In the iterative decoding process, the wrong bit information only needs to be updated for the decoding algorithm, which consequently improves...
متن کاملDesign of Short, High-Rate DVB-S2-Like Semi-Regular LDPC Codes
This work focuses on high-rate (R > 4/5) moderate-length (1000 ≤ n < 5000) low-density parity-check codes. High-rate codes allow to maintain good quality of the preliminary decisions that are used in carrier recovery, while a moderate code length allows to keep the latency low. The interleaver of the LDPC matrix that we consider is inspired to the DVB-S2 standard one. A novel approach for avoid...
متن کاملA pipelined semi-parallel LDPC Decoder architecture for DVB-S2
The implementation of an LDPC Decoder for the DVB-S2 standard is a challenging task, specially because of 1) the large parity-check matrices and 2) the iterative decoding algorithm, which may represent a bottleneck within the receiver data flow. This paper presents a pipelined architecture for LDPC decoding based on a semi-parallel implementation of the Minimum-Sum algorithm, a simplification o...
متن کاملFactorizable modulo M parallel architecture for DVB-S2 LDPC decoding
State-of-the-art decoders for DVB-S2 low-density parity-check (LDPC) codes explore semi-parallel architectures based on the periodicity 360 M = factor of the special type of LDPC-IRA codes adopted. This paper addresses the generalization of a well known hardware M-kernel parallel structure and proposes an efficient partitioning by any factor of M, without addressing overhead and keeping unchang...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korea Information and Communications Society
سال: 2013
ISSN: 1226-4717
DOI: 10.7840/kics.2013.38c.2.196